



3.5 inch E-paper Display Series

GDEM035T81

Dalian Good Display Co., Ltd.



Product Specifications



Customer	Standard
Description	3.5" E-PAPER DISPLAY
Model Name	GDEM035T81
Date	2025/03/12
Revision	1.0

	Design Engineering		
	Approval	Check	Design
			

No.18, Zhonghua West ST, Ganjingzi DST, Dalian, CHINA

Tel: +86-411-84619565

Email: info@good-display.com

Website: www.good-display.com

CONTENTS

1 . overview	4
2. Features	4
3. Mechanical and optical specification	5
4 . Mechanical Drawing of EPD Module	6
5 . Input/output pin Assignment	7
6. Electrical characteristics	8
6 . 1 Absolute Maximum Rating	8
6 . 2 panel Dc characteristics	9
6 . 3 panel Dc characteristics(Driver IC Internal Regulators)...	10
6 . 4 panel Ac characteristics	10
6 . 4 . 1 MCU Interface selection	10
6 . 4 . 2 Mcu serial Interface (4-wire SPI)...	10
6 . 4 . 3 MCU Serial Interface (3 -wire SPI)...	12
6 . 4 . 4 Interface Timing	13
7. command Table	15
8. Block Diagram	22
9. Typical Application circuit with spl Interface	23
10 . Typical operating sequence	24
10 . 1 LUT from OTP Operation Flow	24
10 . 2 OTp operation Reference program code	25
11 . Reliability Test	26
12 . Quality Assurance	27
12 . 1 Environment	27
12 . 2 Illuminance	27
12 . 3 Inspect method	27
12 . 4 Display area	27
12 . 5 Ghosting test method	27
12 . 6 Inspection standard	28
12 . 6 . 1 Electric inspection standard	28
12 . 6 . 2 Appearance inspection standard	29
13 . packaging	31
14 . Handling, safety, and Environment Requirements	32

1 . over view

GDEM035T81 is an Active Matrix Electrochromic Display(AMEPD), with interface and a reference system design. The display is capable to display images at 1-bit white and black full display capabilities. The 3.52inch active area contains 384x 184 pixels. The module is a TFT-array driving electrophoresis display, with integrated circuits including gate driver, source driver, MCU interface, timing controller, oscillator, DC-DC, SRAM, LUT, VCOM. Module can be used in portable electronic devices, such as Electronic shelfLabel (ESL) system.

2 . Features

- ◆384x 184 pixels display
- ◆High contrast High reflectance
- ◆ultra wide viewing angle ultra low power consumption
- ◆pure reflective mode
- ◆Bi-stable display
- ◆commercial temperature range
- ◆Landscape portrait modes
- ◆Hard-coat antiglare display surface
- ◆ultra Low current deep sleep mode
- ◆on chip display RAM
- ◆waveform can stored in on-chip OTP Or written by MCU
- ◆serial peripheral interface available
- ◆on-chip oscillator
- ◆on-chip booster and regulator control for generating vcoM, Gate and source driving voltage
- ◆I2C Signal master interface to read external temperaturesensor
- ◆Built-in temperature sensor

3. Mechanical and optical specification

parameter	Specifications	unit	Remark
screen size	3.5	Inch	
Display Resolution	384(V) × 184(H)	pixel	DPI: 120
Active Area	38.18x79.68	mm	
pixel pitch	0.207x0.207	mm	
pixel configuration	Rectangle		
outline Dimension	45.03(H)×91.75 (V) ×0.90(D)	mm	
weight	7.0±0.3	g	


symbol	parameter	conditions	Min	TYP.	Max	units	Notes
KS	Black state L* value		-	18	20		3-1
	Black Ghosting ΔL		-	1	-		3-1
WS	white state L* value		66	67	-		3-1
	white Ghosting ΔL		-	1	-		3-1
R	white Reflectivity	white	30	34	-	%	3-1
CR	contrast Ratio	Indoor	15:1	20:1	-		3-1 3-2
GN	2Grey Level	-	-	-	-		
Life		Temp:23±3ec Humidity:55±10%RH		5years			3-3

Notes: 3-1. Luminance meter: Eye-one pro spectrophotometer.

3-2. CR=surface Reflectance with all white pixel/surface Reflectance with all black pixels.

3-3. when the product is stored. The display screen should be kept white and face up.

4.Mechanical Drawing of EPD Module



5.Input/output pin Assignment

No.	Name	I/O	Description	Remark
1	NC		Do not connect with other Nc pins	keep open
2	GDR	O	N-channel MOSFET Gate Drive control	
3	RESE	I	current sense Input for the control Loop	
4	NC	NC	Do not connect with other Nc pins	keep open
5	VSH2	C	positive source driving voltage 2	
6	T_SCL	O	I2c Interface to digital temperature sensor clockpin	Note 5-6
7	T_SDA	I/O	I2c Interface to digital temperature sensor Data pin	Note 5-6
8	BS1	I	Bus Interface selection pin	Note 5-5
9	BUSY	O	BusY State outputpin	Note 5-4
10	RES#	I	Reset signal input. Active Low.	Note 5-3
11	D/C#	I	Data /command control pin	Note 5-2
12	CS#	I	chip select input pin	Note 5-1
13	SCL	I	serial clock pin (SPI)	
14	SDA	I/O	serial Data pin (SPI)	
15	VDDIO	P	power supply for interface logic pins It should be connected with vcl	
16	VCI	P	power supply for the chip	
17	VSS	P	Ground	
18	VDD	C	core logic power pin VDD Can be regulated internally from VCI. A Capacitor should be connected between VDD and vss	
19	VPP	P	FOR TEST	keep open
20	VSH1	C	positive source driving voltage	
21	VGH	C	power supplypin for positive Gate driving voltage and VSH1	
22	VSL	C	Negative source driving voltage	
23	VGL	C	power supplypin for Negative Gate driving voltage VCOM and vsL	
24	VCOM	C	VCOM driving voltage	

I = Input pin, O =output pin, I/o = Bi-directional pin (Input/output), P = power pin, C = capacitor pin

Note 5-1: This pin (cs#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when Cs# is pulled LOW.

Note 5-2: This pin is (D/C#) Data/command control pin connecting to the Mcu in 4-wire SPI mode. when the pin is pulled HIGH, the data at SDA Will be interpreted as data. when the pin is pulled LOW, the data at SDA Will be interpreted as command.

Note 5-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 5-4: This pin is BusY State output pin. when Busy is High, the operation of chip should not be

interrupted, command should not be sent. The chip would put Busy pin High when -outputting display waveform -communicating with digital temperature sensor

Note 5-5: Bus interface selection pin

Note 5-6: This pin connect to the vss if there is no external temperature sensor.

BS1 state	MCU Interface
L	4 -lines serial peripheral interface(SPI) - 8 bits SPI
H	3 - lines serial peripheral interface(SPI) - 9 bits SPI

6 . Electrical characteristics

6.1 Absolute Maximum Rating

parameter	symbol	Rating	unit
Logic supply voltage	VCI	-0.5 to +6.0	V
Logic Input voltage	VIN	-0.5 to VCI +0.5	V
Logic output voltage	VOUT	-0.5 to VCI +0.5	V
operating Temp range	TOPR	0 to +50	oc.
storage Temp range	TSTG	-25 to+70	oc.
optimal storage Temp	TSTGo	23±3	oc.
optimal storage Humidity	HSTGo	55±10	RH

Note:


1. Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the panel Dc characteristics tables.

6.2 panel Dc characteristics

The following specifications apply for: $V_{SS}=0V$, $V_{CI}=3.0V$, $T_{OPR} = 25^{\circ}C$.

parameter	symbol	condition	Applicable pin	Min.	TYP.	Max.	unit
single ground	VSS	-		-	0	-	V
Logic supply voltage	VCI	-	VCI	2.2	3.0	3.7	V
core logic voltage	VDD		VDD	1.7	1.8	1.9	V
High level input voltage	VIH	-	-	0.8 VCI	-	-	V
Low level input voltage	VIL	-	-	-	-	0.2 VCI	V
High level output voltage	VOH	IOH = -100UA	-	0.9 VCI	-	-	V
Low level output voltage	Voc	IOL = 100UA	-	-	-	0.1 VCI	V
Typical power	PTYP	vcr =3.0V	-	-	15	-	mw
Deep sleep mode	PSTPY	vcr =3.0V	-	-	0.003	-	mw
Typical operating current	lopr_VCI	vcr =3.0V	-	-	5	-	mA
Image update time	-	25 oc	-	-	4	-	sec
Typical peak current	lopr_VCI	2.2~3.7V	-	-	40	50	mA
Minimum power consumption spec	-	OC	-	-	-	80	mAs
	-	10C	-	-	-	60	mAs
	-	25oc	-	-	-	42	mAs
sleep mode current	Islp_VCI	DC/DC Off No clock No input load Ram data retain	-	-	20		UA
Deep sleep mode current	ldslp_vci	DC/DC Off No clock No input load Ram data not retain	-	-	1	5	UA

Notes: 1. The typical power is measured with following transition from horizontal 2 scale pattern to vertical 2 scale pattern.



2. The deep sleep power is the consumed power when the panel controller is in deep sleep mode.
3. The listed electrical characteristics are only guaranteed under the controller & waveform provided by DKE.
4. Electrical measurement: Tektronix oscilloscope - MD03024 ,
Tektronix current probe - TCP0030A

6.3 panel Dc characteristics(DriverIC Internal Regulators)

The following specifications apply for: $V_{SS}=0V$, $V_{CI}=3.0V$, $TOPR = 25^{\circ}C$.

parameter	symbol	condition	Applicable pin	Min.	TYP.	Max.	unit
VCOM Output voltage	VCOM	-	VCOM	-	TBD	-	V
positive source output voltage	VSH	-	S0~S199	+14.5	+15	+15.5	V
Negative source output voltage	VSL	-	S0~S199	-15.5	-15	-14.5	V
positive gate output voltage	vgh	-	G0~G299	+19	+20	+21	V
Negative gate output voltage	vgl	-	G0~G299	-21	-20	-19	V

Notes: VGH, VGL, VSH, VSL drop voltage < 2V.

6.4 panel AC Characteristics

6.4.1 MCU Interface selection

The pin assignment at different interface mode is summarized in Table 6-4-1. Different MCU mode can be set by hardware selection on BS1 pins. The display panel only supports 4-wire SPI Or 3-wire SPI interface mode.

pin Name	Data/command Interface		control signal		
	SDA	SCL	CS#	D/C#	RES#
BS1=L 4-wire SPI	SDA	SCL	CS#	D/C#	RES#
BS1=H 3-wire SPI	SDA	SCL	CS#	L	RES#

6.4.2 Mcu serial Interface (4-wire SPI)


The serial interface consists of serial clock SCL, serial data SDA, D/c#, Cs#. This interface supports write mode and Read mode.

Function	CS#	D/C#	SCL
write command	L	L	↑
write data	L	H	↑

Note: ↑ stands for rising edge of signal

In the write mode SDA is shifted into an 8-bit shift register on every rising edge of scl in the order of D7, D6,... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM /Data Byte register or command Byte register according to D/C#pin.


Figure 6-1: write procedure in 4-wire SPI mode



In the Read mode:

1. After driving cs# to low, MCU need to define the register to be read.
2. SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0 With D/C#keep low.
3. After SCL Change to low for the last bit of register, D/c# need to drive to high.
4. SDA is shifted out an 8-bit data on every falling edge of scl in the order of D7, D6, D0.
5. Depending on register type, more than 1 byte can be read out. After all byte are read, Cs# need to drive to high to stop the read operation.

Figure 6-2: Read procedure in 4-wire SPI mode



6.4.3 Mcu serial Interface (3-wire SPI)


The 3-wire serial interface consists of serial clock scl, serial data SDA and cs#. This interface also supports write mode and Read mode.

The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9 -bits will be shifted into the shift register on every ninth clock in sequence: D/c#bit, D7 to DO bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/c#bit = 1) or the command register (D/c#bit = 0).

Function	CS#	D/C#	SCL
write command	L	Tie	↑
write data	L	Tie	↑

Note: ↑ stands for rising edge of signal


Figure 6-3: write procedure in 3-wire SPI mode



In the Read mode:


1. After driving cs# to low, MCU need to define the register to be read.
2. D/c=0 is shifted thru SDA With one rising edge of scl
3. SDA is shifted into an 8-bit shift register on every rising edge of scl in the order of D7, D6, DO.
4. D/c= 1 is shifted thru SDA With one rising edge of scl
5. SDA is shifted out an 8-bit data on every falling edge of scl in the order of D7, D6, ... DO.
6. Depending on register type, more than 1 byte can be read out. After all byte are read, Cs# need to drive to high to stop the read operation.

Figure 6-4: Read procedure in 3-wire SPI mode



6.4.4 Interface Timing

The following specifications apply for: $V_{SS}=0V$, $V_{CI}=3.0V$, $T_{OPR}=25^{\circ}C$.



changed Diagram

serial Interface Timing characteristics

(VCI - VSS = 2.2v to 3.7V, TOPR = 25OC, CL=20PF)

write mode

symbol	parameter	Min	TYP	Max	unit
fscL	SCL frequency (write Mode)			20	MHz
tcssu	Time Cs#has to be low before the first rising edge of sclK	60			ns
tcsHLD	Time Cs#has to remain low after the last falling edge of sclK	65			ns
tcsHIGH	Time Cs#has to remain high between two transfers	100			ns
tscLHIGH	part ofthe clock period where SCL has to remain high	25			ns
tscLLOW	part ofthe clock period where SCL has to remain low	25			ns
tsISU	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10			ns
tsIHLD	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40			ns

Read mode

symbol	parameter	Min	TYP.	Max	unit
fscL	SCL frequency (Read Mode)			2.5	MHz
tcssu	Time Cs#has to be low before the first rising edge of sclK	100			ns
tcsHLD	Time Cs#has to remain low after the last falling edge of sclK	50			ns
tcsHIGH	Time Cs#has to remain high between two transfers	250			ns
tscLHIGH	part ofthe clock period where SCL has to remain high	180			ns
tscLLOW	part ofthe clock period where SCL has to remain low	180			ns
tsosu	Time So(SDA Read Mode) will be stable before the next rising edge of sclK		50		ns
tsoHLD	Time So (SDA Read Mode) will remain stable after the falling edge of sclK		0		ns

7.command Table

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	DO	command	Description
0	0	01	0	0	0	0	0	0	0	1	Driver output control	Gate setting A[8:0]= 012Bh [POR], 300 MUX MUX Gate lines setting as (A[8:0] + 1). B [2:0] = 0000 [POR]. Gate scanning sequence and direction B[2]: GD selects the 1st output Gate GD=0 [POR], GO is the 1st gate output channel, gate output sequence is G0, G1, G2, G3, ... GD= 1, G1 is the 1st gate output channel, gate output sequence is G1, G0, G3, G2, ... B[1]: SM change scanning order of gate driver. SM=0 [POR], G0, G1, G2, G3 __ G382, G299 (1left and right gate interlaced) SM=1, G0, G2, G4 __ G382, G1, G3, __ G299 B[0]: TB TB = 0 [POR], scan from GO to G299 TB = 1, scan from G299 to GO.
0	1		A7	A6	A5	A4	A3	A2	A1	AO		
0	1		0	0	0	0	0	0	0	A8		
0	1		0	0	0	0	0	B2	B1	BO		
0	0	03	0	0	0	0	0	0	1	1	Gate Driving voltage control	set Gate Driving voltage A[4:0] = 17h[POR], VGH at 20V[POR] VGH Setting from 10v to 20v
0	1		0	0	0	A4	A3	A2	A1	AO		
0	0	04	0	0	0	0	0	1	0	0	source Driving voltage control	set source Driving voltage A[7:0] = 41h[POR], VSH1 at 15V B[7:0] = Ach[POR], VSH2 at 5.4V C[7:0] = 32h[POR], VSL at - 15V
0	1		A7	A6	A5	A4	A3	A2	A1	AO		
0	1		B7	B6	B5	B4	B3	B2	B1	BO		
0	1		C7	C6	C5	C4	C3	C2	C1	Co		

0	0	OC	0	0	0	0	1	1	0	0	Booster soft start control	Booster Enable with phase 1 , phase 2 and phase 3 for soft start current and duration setting · A[7:0] -> soft start setting for phase1 = 8Bh [POR] B[7:0] -> soft start setting for phase2 = 9ch [POR] C[7:0] -> soft start setting for phase3 = 96h [POR] D[7:0] -> Duration setting = 0Fh [POR] Bit Description of each byte: A[6:0] / B[6:0] / C[6:0]:																												
0	1		1	A6	A5	A4	A3	A2	A1	A0																														
0	1		1	B6	B5	B4	B3	B2	B1	B0																														
0	1		1	C6	C5	C4	C3	C2	C1	C0																														
0	1		0	0	D5	D4	D3	D2	D1	D0																														
<table border="1"> <thead> <tr> <th>Bit[6:4]</th><th>Driving strength selection</th></tr> </thead> <tbody> <tr><td>000</td><td>1 (weakest)</td></tr> <tr><td>001</td><td>2</td></tr> <tr><td>010</td><td>3</td></tr> <tr><td>011</td><td>4</td></tr> <tr><td>100</td><td>5</td></tr> <tr><td>101</td><td>6</td></tr> <tr><td>110</td><td>7</td></tr> <tr><td>111</td><td>8 (strongest)</td></tr> </tbody> </table>												Bit[6:4]	Driving strength selection	000	1 (weakest)	001	2	010	3	011	4	100	5	101	6	110	7	111	8 (strongest)											
Bit[6:4]	Driving strength selection																																							
000	1 (weakest)																																							
001	2																																							
010	3																																							
011	4																																							
100	5																																							
101	6																																							
110	7																																							
111	8 (strongest)																																							
<table border="1"> <thead> <tr> <th>Bit[3:0]</th><th>Min off Time setting of GDR [Time unit]</th></tr> </thead> <tbody> <tr><td>0000</td><td rowspan="2">NA</td></tr> <tr><td>~0011</td></tr> <tr><td>0100</td><td>2.6</td></tr> <tr><td>0101</td><td>3.2</td></tr> <tr><td>0110</td><td>3.9</td></tr> <tr><td>0111</td><td>4.6</td></tr> <tr><td>1000</td><td>5.4</td></tr> <tr><td>1001</td><td>6.3</td></tr> <tr><td>1010</td><td>7.3</td></tr> <tr><td>1011</td><td>8.4</td></tr> <tr><td>1100</td><td>9.8</td></tr> <tr><td>1101</td><td>11.5</td></tr> <tr><td>1110</td><td>13.8</td></tr> <tr><td>1111</td><td>16.5</td></tr> </tbody> </table>												Bit[3:0]	Min off Time setting of GDR [Time unit]	0000	NA	~0011	0100	2.6	0101	3.2	0110	3.9	0111	4.6	1000	5.4	1001	6.3	1010	7.3	1011	8.4	1100	9.8	1101	11.5	1110	13.8	1111	16.5
Bit[3:0]	Min off Time setting of GDR [Time unit]																																							
0000	NA																																							
~0011																																								
0100	2.6																																							
0101	3.2																																							
0110	3.9																																							
0111	4.6																																							
1000	5.4																																							
1001	6.3																																							
1010	7.3																																							
1011	8.4																																							
1100	9.8																																							
1101	11.5																																							
1110	13.8																																							
1111	16.5																																							
D[5:0]: duration setting of phase D[5:4]: duration setting of phase 3 D[3:2]: duration setting of phase 2 D[1:0]: duration setting of phase 1																																								
<table border="1"> <thead> <tr> <th>Bit[1:0]</th><th>Duration of phase [Approximation]</th></tr> </thead> <tbody> <tr><td>00</td><td>10ms</td></tr> <tr><td>01</td><td>20ms</td></tr> <tr><td>10</td><td>30ms</td></tr> <tr><td>11</td><td>40ms</td></tr> </tbody> </table>												Bit[1:0]	Duration of phase [Approximation]	00	10ms	01	20ms	10	30ms	11	40ms																			
Bit[1:0]	Duration of phase [Approximation]																																							
00	10ms																																							
01	20ms																																							
10	30ms																																							
11	40ms																																							

0	0	10	0	0	0	1	0	0	0	0	Deep sleep mode	Deep sleep mode control								
0	1		0	0	0	0	0	0	A1	A0		<table border="1"> <tr> <th>A[1:0] :</th><th>Description</th></tr> <tr> <td>00</td><td>Normal Mode [POR]</td></tr> <tr> <td>01</td><td>Enter Deep sleep Mode 1</td></tr> <tr> <td>11</td><td>Enter Deep sleep Mode 2</td></tr> </table> <p>After this command initiated, the chip wwill enter Deep sleep Mode, Busypad will keep output high. Remark: To Exit Deep sleep mode, user required to send HWRESET to the driver</p>	A[1:0] :	Description	00	Normal Mode [POR]	01	Enter Deep sleep Mode 1	11	Enter Deep sleep Mode 2
A[1:0] :	Description																			
00	Normal Mode [POR]																			
01	Enter Deep sleep Mode 1																			
11	Enter Deep sleep Mode 2																			
0	0	11	0	0	0	1	0	0	0	1	Data Entry mode setting	<p>Define data entry sequence A[2:0] = 011 [POR] A [1 :0] = ID[1 :0] Address automatic increment / decrement setting The setting ofincrementing or decrementing ofthe address counter can be made independently in each upper and lower bit ofthe address. 00 -y decrement, X decrement, 01 -y decrement, X increment, 10 -y increment, X decrement, 11 -y increment, X increment [POR] A[2] = AM set the direction in which the address counter is updated automatically after data are written to the RAM. AM= 0, the address counter is updated in the X direction. [POR] AM = 1 , the address counter is updated in the y direction.</p>								
0	0	12	0	0	0	1	0	0	1	0	SWRESET	<p>It resets the commands and parameters to their S/W Reset default values except R10h-Deep sleep Mode Note: RAM are unaffected by this command.</p>								
0	0	18	0	0	0	1	1	0	0	0	Temperature sensor control	<p>Temperature sensor selection A[7:0] = 48h [POR], external temperature sensor A[7:0] = 80h Internal temperature sensor</p>								
0	0	1A	0	0	0	1	1	0	1	0	Temperature sensor control (write to temperature register)	<p>write to temperature register. A[7:0] = 7Fh [POR]</p>								
0	1		A7	A6	A5	A4	A3	A2	A1	AO										


0	0	20	0	0	1	0	0	0	0	0	0	Master Activation	<p>Activate Display update sequence</p> <p>The Display update sequence option is located at R22h.</p> <p>Busy pad will output high during operation. user should not interrupt this operation to avoid corruption of panel images.</p>																				
0	0	21	0	0	1	0	0	0	0	0	1	Display update control 1	<p>RAM Content option for Display update</p> <p>A[7:0] - o0h [POR]</p> <p>B[7:0] - o0h [POR]</p> <p>A[7:4] Red RAM Option</p> <table border="1"> <tr> <td>0000</td> <td>Normal</td> </tr> <tr> <td>0100</td> <td>Bypass RAM Content as 0</td> </tr> <tr> <td>1000</td> <td>Inverse RAM Content</td> </tr> </table> <p>A[3:0] BWRAM Option</p> <table border="1"> <tr> <td>0000</td> <td>Normal</td> </tr> <tr> <td>0100</td> <td>Bypass RAM Content as 0</td> </tr> <tr> <td>1000</td> <td>Inverse RAM Content</td> </tr> </table> <p>B[7:6] Resolution select</p> <table border="1"> <tr> <td>00</td> <td>Display resolution is 200x384</td> </tr> <tr> <td>01</td> <td>Display resolution is 184x384</td> </tr> <tr> <td>10</td> <td>Display resolution is 168x384</td> </tr> <tr> <td>11</td> <td>Display resolution is 216x384</td> </tr> </table>	0000	Normal	0100	Bypass RAM Content as 0	1000	Inverse RAM Content	0000	Normal	0100	Bypass RAM Content as 0	1000	Inverse RAM Content	00	Display resolution is 200x384	01	Display resolution is 184x384	10	Display resolution is 168x384	11	Display resolution is 216x384
0000	Normal																																
0100	Bypass RAM Content as 0																																
1000	Inverse RAM Content																																
0000	Normal																																
0100	Bypass RAM Content as 0																																
1000	Inverse RAM Content																																
00	Display resolution is 200x384																																
01	Display resolution is 184x384																																
10	Display resolution is 168x384																																
11	Display resolution is 216x384																																
0	1		A7	A6	A5	A4	A3	A2	A1	AO																							
0	1		B7	B6	0	0	0	0	0	0																							

0	0	22	0	0	1	0	0	0	1	0	Display update control 2	Display update sequence option: Enable the stage for MasterActivation A[7:0] = FFh (POR)		
	1		A7	A6	A5	A4	A3	A2	A1	AO			operating scquence	parameter (in Hex)
													Enable clock signal	80
													Disable clock signal	01
													Enable clock signal Enable Analog	Co
													Disable Analog Disable clock signal	03
													Enable clock signal Load LUT With DISPLAY Mode 1 Disable clock signal	91
													Enable clock signal Load LUT With DISPLAY Mode 2 Disable clock signal	99
													Enable clock signal Load temperature value Load LUT With DISPLAY Mode 1 Disable clock signal	B1
													Enable clock signal Load temperature value Load LUT With DISPLAY Mode 2 Disable clock signal	B9
													Enable clock signal Enable Analog Display with DISPLAY Mode 1 Disable Analog Disable Osc	C7
													Enable clock signal Enable Analog Display with DISPLAY Mode 2 Disable Analog Disable Osc	CF
													Enable clock signal Enable Analog Load temperature value DISPLAY With DISPLAY Mode 1 Disable Analog Disable Osc	F7
												Enable clock signal Enable Analog Load temperature value DISPLAY With DISPLAY Mode 2 Disable Analog Disable Osc	FF	


0	0	24	0	0	1	0	0	1	0	0	write RAM (Blackwhite) / RAM	After this command, data entries will be written into the BW RAM Until another command is written. Address pointers will advance accordingly. For write pixel: content of write RAM(BW) = 1 For Black pixel: content of write RAM(BW) - 0
0	0	26	0	0	1	0	0	1	1	0	write RAM (RED) / RAM	After this command, data entries will be written into the RED RAM Until another command is written. Address pointers will advance accordingly. For Red pixel: content of write RAM(RED) = 1 For non-Red pixel [Black or white]: content of write RAM(RED) = 0
0	0	2C	0	0	1	0	1	1	0	0	write VCOM register	set A[7:0]-4Bh
0	1		A7	A6	A5	A4	A3	A2	A1	AO		
0	0	2D	0	0	1	0	1	1	0	1	OTP Register Read for Display option	Read Register for Display option: A[7:0]: VCOM OTpselection (command 0x37, ByteA) B[7:0]: VCOM Register (command 0x2c) C[7:0]~G[7:0]: Display Mode (command 0x37, Byte B to ByteF) [5 bytes] H[7:0]~k[7:0]: waveform version (command 0x37, Byte G to Byte J) [4 bytes]
1	1		A7	A6	A5	A4	A3	A2	A1	AO		
1	1		B7	B6	B5	B4	B3	B2	B1	BO		
1	1		C7	C6	C5	C4	C3	C2	C1	Co		
1	1		D7	D6	D5	D4	D3	D2	D1	DO		
1	1		E7	E6	E5	E4	E3	E2	E1	EO		
1	1		F7	F6	F5	F4	F3	F2	F1	FO		
1	1		G7	G6	G5	G4	G3	G2	G1	GO		
1	1		H7	H6	H5	H4	H3	H2	H1	HO		
1	1		I7	I6	I5	I4	I3	I2	I1	IO		
1	1		J7	J6	J5	J4	J3	J2	J1	JO		
1	1		K7	K6	K5	K4	K3	K2	K1	Ko		
0	0	2F	0	0	1	0	1	1	1	1	status Bit Read	Read IC Status Bit [POR=01]
1	1		0	0	A5	A4	0	0	A1	AO		A[5]: HV Ready Detection flag [POR=0] 0: Ready 1: Not Ready A[4]: VCI Detection flag [POR=0] 0: Normal 1: VCI lower than the Detect level A[3]: [POR=0] A[2]: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: chip ID [POR=01] Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and command 0x15 respectively.

0	0	32	0	0	1	1	0	0	1	0	write LUT register	write LUT register from Mcu interface [227bytes], which contains the content of VS[nx-LUTm], TP[nx], RP[n], SR[nxy], FR and xoN[nxy] Refer to session 6.7 WAVEFORM SETTING
0	1		A7	A6	A5	A4	A3	A2	A1	AO		
0	1		B7	B6	B5	B4	B3	B2	B1	BO		
0	1		1	1	1	1	1	1	1	:		
0	1		1	1	1	1	1	1	1	:		
0	1		1	1	1	1	1	1	1	:		
0	1		1	1	1	1	1	1	1	:		
0	0	3C	0	0	1	1	1	1	0	0	Border waveform control	select border waveform for VBD A[7:0] = coh [POR], set vBD as HIZ. A[7:6] :select vBD Option
0	1		A7	A6	A5	A4	0	0	A1	AO		
				A[7:6]		select vBD as						
		00		GS Transition, Defined in A[2] and A[1:0]								
		01		Fix Level Define A [5:4]								
		10		VCOM								
		11[POR]		HIZ								
				A[5:4] Fix Level setting for VBD								
		A[5:4]		VBD level								
		00		VSS								
		01		VSH1								
		10		VSL								
		11		VSH2								
				A[1:0] GS Transition setting for VBD VBD Level selection: o0b: VCOM ; 01b: VSH1; 10b: VSL; 11b: VSH2								
		A[1:0]		VBD Transition								
		00		LUTO								
		01		LUT1								
		10		LUT2								
		11		LUT3								
0	0	44	0	1	0	0	0	1	0	0	set RAM X - address start / End position	specify the start/end positions of the window address in the X direction by an address unit for RAM A[5:0]: XSA[5:0], X Start, POR = 00h B[5:0]: XEA[5:0], X End, POR = 18h
0	1		0	0	A5	A4	A3	A2	A1	AO		
0	1		0	0	B5	B4	B3	B2	B1	BO		
0	0	45	0	1	0	0	0	1	0	1	set Ramy- address start / End position	specify the start/end positions of the window address in they direction by an address unit for RAM A[8:0]: YSA[8:0], y start, POR = 012Bh B[8:0]: YEA[8:0], Y End, POR = 0000h
0	1		A7	A6	A5	A4	A3	A2	A1	AO		
0	1		0	0	0	0	0	0	0	A8		
0	1		B7	B6	B5	B4	B3	B2	B1	BO		
0	1		0	0	0	0	0	0	0	B8		
0	0	4E	0	1	0	0	1	1	1	0	set RAM X address counter	Make initial settings for the RAM X address in the address counter (AC) A[4:0]: XAD[4:0], POR is 00h
0	1		0	0	0	A4	A3	A2	A1	AO		
0	0	4F	0	1	0	0	1	1	1	1	set RAM Y address counter	Make initial settings for the RAM Y address in the address counter (AC) A[8:0]: YAD[8:0], POR is 012Bh
0	1		A7	A6	A5	A4	A3	A2	A1	A0		
0	1		0	0	0	0	0	0	0	A8		

8. Block Diagram




9. Typical Application circuit with spI Interface



PartName	Requirementsforsparepart
C1—C12	0603/0805;X5R/X7R;VoltageRating: ≥25V
R1、R2	0603/0805;1%variation, ≥0.05W
D1—D3	MBR0530: 1)ReverseDCVoltage ≥ 30V 2)Io ≥ 500mA 3)Forwardvoltage ≤ 430mV
Q1	Si1308EDL: 1)Drain-Sourcebreakdownvoltage ≥ 30V 2)Vgs(th) ≤ 1.5V 3)Rds(on) ≤ 400mΩ
L1	refertoNR3015: Io = 500mA(max)
P1	24pins, 0.5mmpitch

10 .Typical Operating sequence

10 . 1 LUT from OTp operation Flow



10 .2 OTp operation Reference program code

ACTION	VALUE/DATA	COMMENT
POWER ON		
delay	10ms	
PIN CONFIG		
RES#	low	Hardware reset
delay	200us	
RES#	high	
delay	200us	
Read busy pin		wait for busy low
command ox12		software reset
Read busypin		wait for busy low
SET VOLTAGE AND LOAD LUT		
LOAD IMAGE AND UPDATE		
command ox24	7500bytes	Load image (200/8*300)(BW)
command ox20		
Read busy pin		wait for busy low
command oxlo	Data ox01	Enter deep sleep mode
POWER OFF		

11 . Reliability Test

NO	Test items	Test condition
1	Low-Temperature storage	T = -25oc, 240 h Test in white pattern
2	High-Temperature storage	T = +70ec, RH=40% ,240h Test in white pattern
3	High-Temperature operation	T = +50ec, RH = 30% , 240h
4	Low-Temperature operation	oc, 240 h
5	High-Temperature, High-Humidity operation	T=+40C , RH=90%,240h
6	High Temperature, High Humidity storage	T=+60C , RH=80%,240h Test in white pattern
7	Temperature cycle	1 cycle:[-25ec 30min]→[+70 ec 30 min] : 100 cycles Test in white pattern
8	ESD Gun	Air+/-4 kv; contact+/-2 kv contact+-2kv(HBM C: 100PF;R: 1 .5k ohm) contact/-200v(MM C:200PF;R:0 ohm) (Naked EPD display,including IC and FPC area)
9	Uv exposure Resistance	762w/m2 for 168hrs,40ec Test in white pattern

Note: 1. stay white pattern for storage and non-operation test.
2. operation is black→white pattern, the interval is 150s.

12. Quality Assurance

12.1 Environment


Temperature: 23±3°C

Humidity: 55±10%RH


12.2 Illuminance

Brightness: 12001500LUX; distance: 20-30CM; Angle: Relate 45osurround.

12.3 Inspect method




12.4 Display area



12.5 Ghosting test method

Two-color ghosting is measured with following transition from horizontal 2 scale pattern to vertical 2 scale pattern. The listed optical characteristics are only guaranteed under the controller & waveform provided by DKE.



1) Measurement Instruments: X-rite i1pro


2) Ghosting formula:

w ghosting: $\Delta L = \text{Max} (\Delta L(WW-W, B-W)) - \text{Min} (\Delta L(W-WB-W))$



kghosting: $\Delta L = \text{Max} (\Delta L(W-B, B-B)) - \text{Min} (\Delta L(W-B, B-B))$



12.6 Inspection standard

12.6.1 Electric inspection standard

NO.	Item	standard	Defect level	Method	scope
1	Display	Display complete Display uniform	MA		
2	Black/white spots	 <p> $D \leq 0.25\text{mm}$, Allowed $0.25\text{mm} < D \leq 0.4\text{mm}$. $N \leq 4$ allowable $D > 0.4\text{mm}$ is not allowed </p>		visual inspection	
3	show B/w lines	 <p> $L \leq 0.4\text{mm}$, $w \leq 0.1\text{mm}$ negligible $0.4\text{mm} < L \leq 1.0\text{mm}$ $0.1\text{mm} < w \leq 0.4\text{mm}$ $N \leq 4$ allowable $L > 1.0\text{mm}$, $w > 0.4\text{mm}$ is not allowed </p>	MI	visual/ Inspection card	zone A
4	Ghost image	Allowed in switching process	MI	visual inspection	
5	Flash dot / Multilateral	Flashpoints are allowed when switching screens Multilateral colors outside the frame are allowed for fixed screen time	MI	visual/ Inspection card	zone A zone B
6	segmented display	selection segments are all displayed, and other segments are not displayed after the selection segment.	MA	visual inspection	zone A
7	shortcircuit/ circuit break/ Display abnormal	Not Allow			

12.6.2 Appearance inspection standard

NO.	Item	standard	Defect level	Method	scope
1	B/W Spots /Bubble/ Foreign bodies/ Dents	 <p> $D \leq 0.25\text{mm}$ negligible $0.25\text{mm} < D \leq 0.4\text{mm}$ $N \leq 4$ allowable $D > 0.4\text{mm}$ is not allowed </p>	MI	visual inspection	zone A
2	Glass crack	NotAllow	MA	visual	zone A zone B
3	Dirty	Allowed if can be removed	MI	/ Microscope	zone A zone B
4	chips/scratch/ Edge crown	 <p> $X \leq 3\text{mm}, Y \leq 0.5\text{mm}$ And without affecting the electrode is permissible </p>  <p> $2\text{mm} \leq x$ or $2\text{mm} \leq y$ Not Allow </p>  <p> $W \leq 0.1\text{mm}, L \leq 5\text{mm}$, No harm to the electrodes and $N \leq 2$ allow </p>	MI	visual / Microscope	zone A zone B
5	TFT cracks	 <p>Not Allow</p>	MA	visual / Microscope	zone A zone B
6	Dirty/ foreign body	Allowed if can be removed/ allow	MI	visual / Microscope	zone A/ zone B
7	Fpc broken/ Goldfingers xidation/ scratch	  <p>NotAllow</p>	MA	visual / Microscope	zone B


8	B/w Line	 <p> $L \leq 1.0\text{mm}, w \leq 0.15\text{mm}$ negligible $1.0\text{mm} < L \leq 4.0\text{mm}$ $0.15\text{mm} < w \leq 0.5\text{mm}$ $N \leq 4$ allowable $L > 4.0\text{mm}, w > 0.5\text{mm}$ is not allowed </p>	MI	visual / Ruler	zone B
9	TFT edge bulge /TFT Chromatic aberration	<p>TFT edge bulge : $X \leq 3\text{mm}, Y \leq 0.3\text{mm}$ Allowed TFT Chromatic aberration :Allowed</p>	MI	visual / Microscope	zone A zone B
10	Electrostatic point	<p> $D \leq 0.25\text{mm}$, allow $0.25\text{mm} < D \leq 0.4\text{mm}$, $n \leq 4$ allow $D > 0.4\text{mm}$ is not allowed ($n \leq 8$ items are allowed within 5 mm in diameter) </p>	MI	visual / Microscope	zone A
11	PCB damaged/ poor welding/ curl	<p> PCB (circuit area) damaged Not Allow PCB poor welding Not Allow PCB Curl $\leq 1\%$ </p>			
12	Edge glue height/ Edge glue bubble	<p> Edge Adhesives $H \leq ps$ surface (Including protect film) Edge adhesives seep in $\leq 1/2$ Margin width Length excluding Edge adhesives bubble: bubble width $\leq 1/2$ Margin width; Length $\leq 0.5\text{mm}$ $n \leq 5$ </p>	MI	visual / Ruler	zone B
13	protect film	<p>surface scratch but not effect protect function, Allowed</p>		visual Inspection	
14	silicon glue	<p> Thickness $\leq ps$ surface(with protect film): Full cover the IC; shape: The width on the FPC $\leq 0.5\text{mm}$ (Front) The width on the FPC $\leq 1.0\text{mm}$ (Back) smooth surface, No obvious raised. </p>	MI	visual Inspection	
15	warp degree (TFT Substrate)	 <p>$t \leq 1.0\text{mm}$</p>	MI	Ruler	
16	color difference in COM area (silverpoint area)	<p>Allowed</p>		visual Inspection	

13. Packaging

<i>CUSTOMER'S APPROVED:</i>	<i>PAGE: 1/1</i>
-----------------------------	------------------

PACKLING ORDER:

- 1) Putting 35 pcs Modules on each PET tray. And cover a dedicated EPE film.
- 2) Putting 12 pcs PET trays together with 1 empty tray on the top of PET tray. Insert in the ESD bag, add desiccant in the ESD bag.
- 3) the tray together with adhesive tape
- 4) Putting into one outcarton
- 5) Packing finished



Note: 35 pcs in a tray, 12 trays in a inner carton, 1 inner cartons in a out carton, so 35x12x1=420pcs/Outcarton
 Dimension (Out carton): 394*344*255mm

Drw:	Chk:	Apv:
------	------	------

14. Precautions

- (1) Do not apply pressure to the EPD panel in order to prevent damaging it.
- (2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
- (3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
- (4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
- (5) High Temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected PD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.

GOODDISPLAY