



# 10.3 inch E-paper Display

**GDEP103TC2**

Dalian Good Display Co., Ltd.



# Product Specifications



<b>Customer</b>	<b>Standard</b>
<b>Description</b>	<b>10.3" E-PAPER DISPLAY</b>
<b>Model Name</b>	GDEP103TC2
<b>Date</b>	<b>2025/03/25</b>
<b>Revision</b>	<b>1.0</b>

	Design Engineering		
	Approval	Check	Design
			

No.18, Zhonghua West ST, Ganjingzi DST, Dalian, CHINA

Tel: +86-411-84619565

Email: info@good-display.com

Website: www.good-display.com

# CONTENTS

1. Overview .....	1
2. Features .....	1
3. Mechanical Specifications .....	1
4. Mechanical Drawing of EPD Module .....	2
5. Input / Output Interface .....	3
6. Display Module Electrical Characteristics .....	5
7. Power Sequence .....	11
8. Optical Characteristics .....	13
9. Handling, Safety and Environmental Requirements and Remark .....	14
10. Block Diagram .....	15
11. Packaging .....	16

## 1. Overview

GDEP103TC2 is a reflective electrophoretic E Ink display module based on active matrix TFT substrate. It has 10.3" active area with 1404 x 1872 pixels, the display is capable to display images at 2-16 gray levels (1-4 bits) depending on the display controller and the associated waveform file it used.

## 2. Features

- (1) High contrast reflective/electrophoretic technology
- (2) 1404 x 1872 EPD display
- (3) Ultra wide viewing angle
- (4) Ultra low power consumption
- (5) Pure reflective mode
- (6) Bi-stable
- (7) Commercial temperature range
- (8) Landscape mode

## 3. Mechanical Specifications

Parameter	Specifications	Unit	Remark
Screen Size	10.3	inch	
Display Resolution	1404 (V)×1872 (H)	pixel	
Active Area	157.25(V)×209.66(H)	mm	
Pixel Pitch	112(V)×112(H)	μm	
Pixel Configuration	Rectangle		
Outline Dimension	174.4(V)×216.7(H)×0.78(D)	mm	
Module Weight	60±7	g	
Number of Gray	16 Grey Level (monochrome)		
Display operating mode	Reflective mode		
Surface treatment	Anti-glare treatment for projective sheet		



## 5. Input / Output Interface

### 5.1 Pin Assignment


Connector type : 196033-40041

Pin #	Signal	Description	Remark
1	VGL	Negative power supply gate driver	
2	NC	NO Connection	
3	VGH	Positive power supply gate driver	
4	NC	NO Connection	
5	VDD	Digital power supply drivers	
6	MODE	Output mode selection gate driver	
7	CKV	Clock gate driver	
8	SPV	Start pulse gate driver	
9	VSS	Ground	
10	VCOM	Common voltage	
11	VDD	Digital power supply drivers	
12	VSS	Ground	
13	XCL	Clock source driver	
14	D0	Data signal source driver	
15	D1	Data signal source driver	
16	D2	Data signal source driver	
17	D3	Data signal source driver	
18	D4	Data signal source driver	
19	D5	Data signal source driver	
20	D6	Data signal source driver	
21	D7	Data signal source driver	
22	VSS	Ground	
23	D8	Data signal source driver	
24	D9	Data signal source driver	
25	D10	Data signal source driver	
26	D11	Data signal source driver	
27	D12	Data signal source driver	
28	D13	Data signal source driver	
29	D14	Data signal source driver	
30	D15	Data signal source driver	
31	XSTL	Start pulse source driver	
32	XLE	Latch enable source driver	
33	XOE	Output enable source driver	
34	TEST	Eink internal test pin	Note1

35	NC	NO Connection	
36	VPOS	Positive power supply source driver	
37	NC	NO Connection	
38	VNEG	Negative power supply source driver	
39	NC	NO Connection	
40	Border	Border connection	

**Note1: Please connect to VDD voltage.**

### 5.2 Panel Scan Direction



## 6. Display Module Electrical Characteristics

### 6.1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	Remark
Logic Supply Voltage	V <sub>DD</sub>	-0.3 to +5	V	--
Positive Supply Voltage	V <sub>POS</sub>	-0.3 to +18	V	--
Negative Supply Voltage	V <sub>NEG</sub>	+0.3 to -18	V	--
Max .Drive Voltage Range	V <sub>POS</sub> - V <sub>NEG</sub>	36	V	--
Supply Voltage	V <sub>GH</sub>	-0.3 to V <sub>GL</sub> +50	V	--
Supply Voltage	V <sub>GL</sub>	-25 to +0.3	V	--
Supply Range	V <sub>GH</sub> -V <sub>GL</sub>	+10 to +50	V	--
Operating Temp. Range	TOTR	0 to +50	°C	--
Storage Temperature	TSTG	-25 to +70	°C	--


### 6.2 Display Module DC Characteristics

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Signal ground	V <sub>SS</sub>		-	0	-	V
Logic Voltage supply	V <sub>DD</sub>		3.0	3.3	3.6	V
	I <sub>VDD</sub>	V <sub>DD</sub> =3.3V	-	3.6	9.1	mA
Gate Negative supply	V <sub>GL</sub>		-21	-20	-19	V
	I <sub>GL</sub>	V <sub>GL</sub> = -20V	-	11.3	28.78	mA
Gate Positive supply	V <sub>GH</sub>		27	28	29	V
	I <sub>GH</sub>	V <sub>GH</sub> = 28V	-	1.52	1.89	mA
Source Negative supply	V <sub>NEG</sub>		-15.4	-15	-14.6	V
	I <sub>NEG</sub>	V <sub>NEG</sub> = -15V	-	4.55	155	mA
Source Positive supply	V <sub>POS</sub>		14.6	15	15.4	V
	I <sub>POS</sub>	V <sub>POS</sub> = 15V	-	2.07	169.44	mA
Border supply	V <sub>COM</sub>		-	Adjusted	-	V
Asymmetry source	V <sub>Asym</sub>	V <sub>POS</sub> +V <sub>NEG</sub>	-800	0	800	mV
Common voltage	V <sub>COM</sub>		-	Adjusted	-	V
	I <sub>COM</sub>		-	13.65	14.4	mA
Panel Power	P		-	379.77	5525.15	mW
Standby power panel	P <sub>STBY</sub>		-	-	1.22	mW

- The maximum average Currents for power consumption are measured using 85 Hz waveform with following pattern transition: from black and white single checker pixel pattern to inversed black and white single checker pixel pattern . (Note 6-1)
- The Typical power consumption is measured using 85 Hz waveform with following pattern transition: from horizontal 4 gray scale pattern to vertical 4 gray scale pattern. (Note 6-2)
- The standby power is the consumed power when the panel controller is in standby mode.
- The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by E Ink.
- Vcom is recommended to be set in the range of assigned value  $\pm 0.1$  V
- The maximum  $I_{COM}$  inrush current is about 0.8 A


Note6-1

The maximum power consumption



Note6-2


The typical power consumption




## 6.3 Display Module AC characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit
Clock frequency	fckv	-	-	200	kHz
Minimum "L" clock pulse width	twL	500	-	-	ns
Minimum "H" clock pulse width	twH	500	-	-	ns
Clock rise time	trckv	-	-	100	ns
Clock fall time	tfckv	-	-	100	ns
SPV setup time	tSU	100	-	-	ns
SPV hold time	tH	100	-	-	ns
Pulse rise time	trspv	-	-	100	ns
Pulse fall time	tfspv	-	-	100	ns
Clock XCL cycle time	tcy	16.67	50	-	ns
D0 .. D7 setup time	tsu	8	-	-	ns
D0 .. D7 hold time	th	8	-	-	ns
XSTL setup time	tstls	0.5*tcy	-	0.8*tcy	ns
XSTL hold time	tstlh	0.5*tcy	-	-	ns
XLE on delay time	tLEdly	10.5*tcy	-	-	ns
XLE high-level pulse width (When VDD=1.7V to 2.1V)	tLEw	300	-	-	ns
XLE off delay time	tLEoff	200	-	-	ns
Output setting time to +/- 30mV(C <sub>load</sub> =200pF)	tout	-	-	20	us


## OUTPUT LATCH CONTROL SIGNALS




CLOCK & DATA TIMING



CKV & SPV TIMING



GATE OUTPUT TIMING



Note : First gate line on timing


### 6.4 Refresh Rate

The module is applied at a maximum refresh rate of 85 Hz.

	Min	Max
<b>Refresh Rate</b>	-	85 Hz


### 6.5 Controller Timing

This timing mode is depicted on Figure 1 and Figure 2 and it refers to timing of Source Driver Output Enable (SDOE) and Gate Driver Clock (GDCK). Note, that in this mode LGON follows GDCK timing.



**Figure 1. Line Timing in Mode 3**

Note 1: LCK is an internal signal and it is shown for reference only.



**Figure 2 Frame Timing in Mode 3**

**Timing Parameters Table**

<b>Mode</b>	3	<b>Resolution</b> 1872x1404				
<b>SDCK [MHz]</b>	33.33					
<b>Pixels Per SDCK</b>	8					
<b>Line Parameters[SDCK]</b>	<b>LSL</b>	<b>LBL</b>	<b>LDL</b>	<b>LEL</b>	<b>GDCK_STA</b>	<b>LGONL</b>
	18	17	234	7	34	192
<b>Line Parameters[us]</b>	-	-	-	-	-	-
	0.54	0.51	7.02	0.21	1.02	5.76
<b>Frame Parameters [lines]</b>	<b>FSL</b>	<b>FBL</b>	<b>FDL</b>	<b>FEL</b>	-	<b>FR [Hz]</b>
	1	4	1404	12	-	84.99
<b>Frame Parameters [us]</b>	-	-	-	-	-	-
	8.28	32.12	11625.12	99.36	-	-

Note 1: For parameters definition, see Appendix- EPD Panel Timing

Note 2: For Isis Controller GDCK\_STA and LGONL are not settable parameters; GDCK\_STA = LBL, LGONL = LDL+0.5

Note 3: For Freescale SoC GDOE Low pulse represent FSL and GDSP pulses with the first period of FBL


Note 4: SDOE = XOE, SDCE\_L = XSTL, SDCK = XCL, GDCK = CKV, GDOE = MODE 1, GDSP = SPV

## 7. Power Sequence

Power Rails must be sequenced in the following order :


1. VSS → VDD → VNEG → VPOS (Source driver) → VCOM
2. VSS → VDD → VGL → VGH (Gate driver)
3. Fiti Power PMIC FP9928A can meet Power on sequence

### 7.1 POWER ON



	Min	Max
Tsd	30us	-
Tde	100us	-
Tep	1000us	-
Tpv	100us	-
Tvd	100us	-
Ten	0us	-
Tng	1000us	-
Tgv	100us	-

7.2 POWER OFF



	Min	Max	Remark
Tdv	100μs	-	-
Tvg	0μs	-	-
Tgp	0μs	-	-
Tpn	0μs	-	-
Tne	0μs	-	-
Ted	0.5s	-	Discharged point -7.4 Volt

Note 8-1 : Supply voltages decay through pull-down resistors.

Note 8-2 : Begin to turn off VGL power after VNEG and VPOS are completely or almost discharged to GND state.

Note 8-3 : VGL must remain negative of Vcom during decay period

## 8. Optical Characteristics

### 8.1 Specifications

Measurements are made with that the illumination is under an angle of 45 degrees, the detection is perpendicular unless otherwise specified.

T = 25°C


Symbol	Parameter	Conditions	Min	Typ.	Max	Unit	Note
R	Reflectance	White	35	43	-	%	Note 9-1
Gn	N <sub>th</sub> Grey Level	-	-	$\frac{DS+(WS-DS) \times n}{m-1}$	-	L*	-
CR	Contrast Ratio	-	10	14	-		-

WS: White state , DS: Dark state, Gray state from Dark to White :DS 、 G1 、 G2... 、 Gn... 、 Gm-2 、 WS  
 m:4 、 8 、 16 when 2 、 3 、 4 bits mode

Note 9-1: Luminance meter :Eye – One Pro Spectrophotometer.

### 8.2 Definition of contrast ratio

The contrast ratio (CR) is the ratio between the reflectance in a full white area (RI) and the reflectance in a dark area (Rd):  $CR = RI / Rd$



### 8.3 Reflection Ratio

The reflection ratio is expressed as:

$$R = \text{Reflectance Factor}_{\text{white board}} \times (L_{\text{center}} / L_{\text{white board}})$$

$L_{\text{center}}$  is the luminance measured at center in a white area ( $R=G=B=1$ ).  $L_{\text{white board}}$  is the luminance of a standard white board. Both are measured with equivalent illumination source. The viewing angle shall be no more than 2 degrees.


## 9. Handling, Safety and Environmental Requirements and Remark

<b>Warning</b>
The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

<b>Caution</b>
The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.
Disassembling the display module can cause permanent damage and invalidate the warranty agreements.
IPA solvent can only be applied on active area and the back of a glass. For the rest part, it is not allowed.


<b>Mounting Precautions</b>
(1) It's recommended that you consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module.
(2) It's recommended that you attach a transparent protective plate to the surface in order to protect the EPD. Transparent protective plate should have sufficient strength in order to resist external force.
(3) You should adopt radiation structure to satisfy the temperature specification.
(4) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the PS at high temperature and the latter causes circuit break by electro-chemical reaction.
(5) Do not touch, push or rub the exposed PS with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of PS for bare hand or greasy cloth. (Some cosmetics deteriorate the PS)
(6) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach the PS. Do not use acetone, toluene and alcohol because they cause chemical damage to the PS.
(7) Wipe off saliva or water drops as soon as possible. Their long time contact with PS causes deformations and color fading.

## 10. Block Diagram



GOODDISPLAY

# 11. Packaging



**NOTE:**

- 1. One layer include:  
1pcs panel, 1pc epe cushion sheet, 1pc tray
- 2. Q'TY: 12 pcs panel/carton.
- 3. Dimension: 455\*375\*190mm
- 4. Weight: 5 Kg

6	CARTON INTERNAL	1	
5	450*380*700mm	1	
4	GDEP103TC2	12	
3	EPE CUSHION SHEET	12	
2	TRAY	13	
1	EPE FOAM	2	
ITEM	DESCRIPTION	QTY	REMARK

MTL.SPEC.		UNSPECIFIED TOL'S		REMARK	
		ANGLE			
		ROUGHNESS			
APPROVE		UNIT	SHEET		
CHECK		mm	1 OF 1		
DESIGN					