



3.97 inch E-paper Display Series

GDEM0397T81P

Dalian Good Display Co., Ltd.

Product Specifications



Customer	Standard
Description	3.97" E-PAPER DISPLAY
Model Name	GDEM0397T81P
Date	2024/11/28
Revision	1.0

	Design Engineering		
	Approval	Check	Design
			

No.18, Zhonghua West ST, Ganjingzi DST, Dalian, CHINA

Tel: +86-411-84619565

Email: info@good-display.com

Website: www.good-display.com

CONTENTS

1. Over View	4
2. Features	4
3. Mechanical and Optical Specification	5
4. Mechanical Drawing of EPD Module	6
5. Input/output Pin Assignment	7
6. Electrical Characteristics	9
7. Command Table	17
8. Block Diagram	21
9. Typical Application Circuit with SPI Interface	22
10 Typical Operating Sequence	23
11. Reliability Test	25
12. Quality Assurance	26
13. Mated Development Kit	30
14. Handling, Safety, and Environment Requirements	31
15. Precautions	32

1. Over View

GDEM0397T81P is an Active Matrix Electrophoretic Display(AM EPD), with interface and a reference system design. The display is capable to display image at 1-bit white and black full display capabilities. The 3.97inch active area contains 480x800 pixels. The module is a TFT-array driving electrophoresis display, with integrated circuits including gate driver, source driver, MCU interface, timing controller, oscillator, DC-DC, SRAM, LUT, VCOM. Module can be used in portable electronic devices, such as Electronic Shelf Label(ESL) System.

2. Features

- ◆ 480×800 pixels display
- ◆ High contrast High reflectance
- ◆ Ultra wide viewing angle Ultra low power consumption
- ◆ Pure reflective mode
- ◆ Bi-stable display
- ◆ Commercial temperature range
- ◆ Landscape portrait modes
- ◆ Hard-coat antiglare display surface
- ◆ Ultra Low current deep sleep mode
- ◆ On chip display RAM
- ◆ Waveform can stored in On-chip OTP or written by MCU
- ◆ Serial peripheral interface available
- ◆ On-chip oscillator
- ◆ On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- ◆ I²C signal master interface to read external temperature sensor
- ◆ Built-in temperature sensor

3. Mechanical and Optical Specification

Parameter	Specifications	Unit	Remark
Screen Size	3.97	Inch	
Display Resolution	480(H)×800(V)	Pixel	DPI:235
Active Area	51.84×86.40	mm	
Pixel Pitch	0.108×0.108	mm	
Pixel Configuration	Rectangle		
Outline Dimension	56.24(H)×96.62 (V) ×0.92	mm	
Weight	10.44±0.5	g	

Symbol	Parameter	Conditions	Min	Typ.	Max	Units	Notes
KS	Black State L* value		-	24	30		3-1
	White State L* value		58	62	-		3-1
WS	White Ghosting ΔL	Full Display Mode	-	1	-		3-1
		Partil Display Mode	-	1	-		3-1
		Full-Partil Display Mode	-	1	-		3-1
R	White Reflectivity	White	26	30	-	%	3-1
CR	Contrast Ratio	Indoor	5	7	-		3-1 3-2
GN	2Grey Level	-	-	-	-		
Life		Temp:23±3°C Humidity:55±10%RH		5years			3-3

Notes: 3-1. Luminance meter: Eye-One Pro Spectrophotometer.

3-2. CR=Surface Reflectance with all white pixel/Surface Reflectance with all black pixels.

3-3. When the product is stored. The display screen should be kept white and face up.

5. Input/output Pin Assignment

No.	Name	I/O	Description	Remark
1	NC		Do not connect with other NC pins	Keep Open
2	GDR	O	N-Channel MOSFET Gate Drive Control	
3	RESE	I	Current Sense Input for the Control Loop	
4	NC		Do not connect with other NC pins	Keep Open
5	VDHR	C	Positive Source driving voltage	
6	NC	O	I2C Interface to digital temperature sensor Clock pin	Note 5-6
7	NC	I/O	I2C Interface to digital temperature sensor Data pin	Note 5-6
8	BS	I	Bus Interface selection pin	Note 5-5
9	BUSY_N	O	Busy state output pin	Note 5-4
10	RST_N	I	Reset signal input. Active Low.	Note 5-3
11	DC	I	Data /Command control pin	Note 5-2
12	CSB	I	Chip select input pin	Note 5-1
13	SCL	I	Serial Clock pin (SPI)	
14	SDA	I/O	Serial Data pin (SPI)	
15	VDDIO	P	Power Supply for interface logic pins It should be connected with VCI	
16	VDD	P	Power Supply for the chip	
17	GND	P	Ground	
18	VDDD	C	Core logic power pin VDD can be regulated internally from VCI. A capacitor should be connected between VDD and VSS	
19	VPP	P	FOR TEST	Keep Open
20	VSH	C	Positive Source driving voltage	
21	VGH	C	Power Supply pin for Positive Gate driving voltage and VSH1	
22	VSL	C	Negative Source driving voltage	
23	VGL	C	Power Supply pin for Negative Gate driving voltage VCOM and VSL	
24	VCOM	C	VCOM driving voltage	

I = Input Pin, O =Output Pin, I /O = Bi-directional Pin (Input/output), P = Power Pin, C = Capacitor Pin

Note 5-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW.

Note 5-2: This pin is (D/C#) Data/Command control pin connecting to the MCU in 4-wire SPI mode. When the pin is pulled HIGH, the data at SDA will be interpreted as data. When the pin is pulled LOW, the data at SDA will be interpreted as command.

Note 5-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 5-4: This pin is Busy state output pin. When Busy is High, the operation of chip should not be interrupted, command should not be sent. The chip would put Busy pin High when -Outputting display waveform -Communicating with digital temperature sensor.

Note 5-5: Bus interface selection pin.

BS1 State	MCU Interface
L	4-lines serial peripheral interface(SPI) - 8 bits SPI
H	3- lines serial peripheral interface(SPI) - 9 bits SPI

Note 5-6: This pin connect to the VSS if there is no external temperature sensor.
External pull up resistor is required when connecting to I2C slave.

6. Electrical Characteristics

6.1 Absolute Maximum Rating

Parameter	Symbol	Rating	Unit
Logic supply voltage	VCI,VDDIO	-0.5 to +4.0	V
Logic Input voltage	VIN	-0.5 to V _{DDIO} +0.5	V
Logic Output voltage	VOUT	-0.5 to V _{DDIO} +0.5	V
Operating Temp range	TOPR	0 to +50	°C.
Storage Temp range	TSTG	-25 to+70	°C.
Optimal Storage Humidity	HSTGo	55±10	%RH

Note:

1. Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Panel DC Characteristics tables.
2. The display screen should be kept white and face up during storage. Please refer to the [Reliability Test] section.


GOODDISPLAY

6.2 Panel DC Characteristics

The following specifications apply for: $V_{SS}=0V, V_{CI}=3.0V, T_{OPR} = 23^{\circ}C$.

Parameter	Symbol	Condition	Applicable pin	Min.	Typ.	Max.	Unit
Single ground	V_{SS}	-		-	0	-	V
Logic supply voltage	V_{CI}	-	VCI	2.2	3.0	3.3	V
Power for interface logic pins	VDDIO		VDDIO	2.2	-	3.3	V
Core logic voltage	VDD		VDD	1.7	1.8	1.9	V
VCOM_DC output voltage	V_{COM}	-	VCOM	-4.0	-	-0.1	V
High level input voltage	V_{IH}	-	-	$0.8 V_{DDIO}$	-	-	V
Low level input voltage	V_{IL}	-	-	-	-	$0.2 V_{DDIO}$	V
High level output voltage	V_{OH}	$I_{OH}=-100\mu A$	-	$0.9 V_{DDIO}$	-	-	V
Low level output voltage	V_{OL}	$I_{OL}=100\mu A$	-	-	-	$0.1 V_{DDIO}$	V
Typical power	PTYP	$V_{CI}=3.0V$	-	-	36	-	mW
Deep sleep mode	P_{sTPY}	$V_{CI}=3.0V$	-	-	0.003	-	mW
Typical operating current	I_{opr_VCI}	$V_{CI}=3.0V$	-	-	12	-	mA
Full update time	-	$23^{\circ}C$	-	-	3	-	sec
Fast update time	-	$23^{\circ}C$	-	-	1.5	-	sec
Partial update time	-	$23^{\circ}C$	-	-	0.3	-	sec
4-Grays update time	-	$23^{\circ}C$	-	-	3	-	sec
Typical peak current	I_{opr_VCI}	2.3~3.6v	-	-	120	-	mA
Deep sleep mode current	I_{dslp_Vci}	DC/DC off No clock No input load Ram data not retain	-	-	1	5	μA

Notes: 1. The typical power is measured with following transition from horizontal 2 scale pattern to vertical 2 scale pattern.



2. The deep sleep power is the consumed power when the panel controller is in deep sleep mode.

3. The listed electrical characteristics are only guaranteed under the controller & waveform provided by Good Display.

4. Electrical measurement: Tektronix oscilloscope-MDO3014,
Tektronix current probe-TCP0030A.

6.3 Panel AC Characteristics

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =23°C.

Parameter	Symbol	Condition	Applicable pin	Min.	Typ.	Max.	Unit
VCOM output voltage	VCOM	VCI=3.0V	VCOM	-2.2	-2	-1.8	V
Positive Source output voltage	V _{SH}	Enable Clock and Analog by Master Activation	S ₀ ~S ₁₂₇	+14.8	+15	+15.2	V
Negative Source output voltage	V _{SL}	Command VGH=20V VGL=-VGH	S ₀ ~S ₁₂₇	-15.2	-15	-14.8	V
Positive gate output voltage	V _{gh}	VSH1=15V VSH2=5V VSL=-15V VCOM = -2V	G ₀ ~G ₂₉₅	+19.5	+20	+20.5	V
Negative gate output voltage	V _{gl}	No waveform transitions. No loading. No RAM read/write No OTP read /write	G ₀ ~G ₂₉₅	-20.5	-20	-19.5	V

GOODDISPLAY

6.4 MCU Interface

6.4.1 MCU Interface Selection

The pin assignment at different interface mode is summarized in Table 6-4-1. Different MCU mode can be set by hardware selection on BS1 pins. The display panel only supports 4-wire SPI or 3-wire SPI interface mode.

Pin Name	Data/Command Interface		Control Signal		
	SDA	SCL	CS#	D/C#	RES#
Bus interface	SDA	SCL	CS#	D/C#	RES#
BS1=L 4-wire SPI	SDA	SCL	CS#	D/C#	RES#
BS1=H 3-wire SPI	SDA	SCL	CS#	L	RES#

Table 6-4-1: MCU interface assignment under different bus interface mode

6.4.2 MCU Serial Interface (4-wire SPI)


The serial interface consists of serial clock SCL, serial data SDA, D/C#, CS#. This interface supports Write mode and Read mode.

Function	CS#	D/C#	SCL
Write command	L	L	↑
Write data	L	H	↑

Note: ↑ stands for rising edge of signal

In the write mode SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM /Data Byte register or command Byte register according to D/C# pin.


Figure 6-1: Write procedure in 4-wire SPI mode



In the Read mode:

1. After driving CS# to low, MCU need to define the register to be read.
2. SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0 with D/C# keep low.
3. After SCL change to low for the last bit of register, D/C# need to drive to high.
4. SDA is shifted out an 8-bit data on every falling edge of SCL in the order of D7, D6, ... D0.
5. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.

Figure 6-2: Read procedure in 4-wire SPI mode



6.4.3 MCU Serial Interface (3-wire SPI)


The 3-wire serial interface consists of serial clock SCL, serial data SDA and CS#. This interface also supports Write mode and Read mode.

The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/C# bit = 1) or the command register (D/C# bit = 0).

Function	CS#	D/C#	SCL
Write command	L	Tie	↑
Write data	L	Tie	↑

Note: ↑ stands for rising edge of signal


Figure 6-3: Write procedure in 3-wire SPI mode



In the Read mode:


1. After driving CS# to low, MCU need to define the register to be read.
2. D/C=0 is shifted thru SDA with one rising edge of SCL
3. SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0.
4. D/C=1 is shifted thru SDA with one rising edge of SCL
5. SDA is shifted out an 8-bit data on every falling edge of SCL in the order of D7, D6, ... D0.
6. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.

Figure 6-4: Read procedure in 3-wire SPI mode



6.4.4 Interface Timing

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =23°C.



Changed Diagram

Serial Interface Timing Characteristics

(VDDIO - VSS = 2.2V to 3.7V, TOPR = 23°C, CL=30pF)

Write mode

Symbol	Parameter	Min	Typ.	Max	Unit
fSCL	SCL frequency (Write Mode)			20	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	20			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	20			ns
tCSHIGH	Time CS# has to remain high between two transfers	100			ns
tSCLCYC	SCL cycle time	50			ns
tSCLHIGH	Part of the clock period where SCL has to remain high	25			ns
tSCLLOW	Part of the clock period where SCL has to remain low	25			ns
tSISU	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10			ns
tSIHLD	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40			ns

Read mode

Symbol	Parameter	Min	Typ.	Max	Unit
fSCL	SCL frequency (Read Mode)			2.5	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	100			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	50			ns
tCSHIGH	Time CS# has to remain high between two transfers	250			ns
tSCLHIGH	Part of the clock period where SCL has to remain high	180			ns
tSCLLOW	Part of the clock period where SCL has to remain low	180			ns
tSOSU	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL		50		ns
tSOHLD	Time SO (SDA Read Mode) will remain stable after the falling edge of SCL		0		ns

7.Command Table


R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description						
0	0	01	0	0	0	0	0	0	0	1	Driver Output control	Gate setting Set A[9:0]=2A7h[POR] ,680MUX Set B[2:0]=000[POR]						
0	1		A7	A6	A5	A4	A3	A2	A1	A0								
0	1		0	0	0	0	0	0	A9	A8								
0	1		0	0	0	0	0	B2	B1	B0								
0	0	03	0	0	0	0	0	0	1	1	Gate Driving voltage control	SetGate Driving voltage A[4:0]=17h[POR],VGH at 20V[POR] VGH setting from 12V to 20V						
0	1		0	0	0	A4	A3	A2	A1	A0								
0	0	04	0	0	0	0	0	1	0	0	Source Driving voltage control	SetSource Driving voltage A[7:0]= 41h[POR],VSH1 at 15V B[7:0]=A8h[POR],VSH2 at 5.0V C[7:0]= 32h[POR], VSL at -15V						
0	1		A7	A6	A5	A4	A3	A2	A1	A0								
0	1		B7	B6	B5	B4	B3	B2	B1	B0								
0	1		C7	C6	C5	C4	C3	C2	C1	C0								
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep mode	Deep Sleep mode Control						
0	1		0	0	0	0	0	0	A ₁	A ₀		<table border="1"> <thead> <tr> <th>A[1:0] :</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>Normal Mode [POR]</td> </tr> <tr> <td>11</td> <td>Enter Deep Sleep Mode</td> </tr> </tbody> </table>	A[1:0] :	Description	00	Normal Mode [POR]	11	Enter Deep Sleep Mode
A[1:0] :	Description																	
00	Normal Mode [POR]																	
11	Enter Deep Sleep Mode																	
After this command initiated, the chip will enter Deep Sleep Mode, BUSY pad will keep output high.																		
0	0	11	0	0	0	1	0	0	0	1	Data Entry mode setting	Define data entry sequence A [1:0] = ID[1:0]Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 - Y decrement, X decrement, 01 - Y decrement, X increment, 10 - Y increment, X decrement, 11 - Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after data are written to the RAM. AM= 0, the address counter is updated in the X direction. [POR] AM = 1, the address counter is updated in the Y direction.						
0	1		0	0	0	0	0	A ₂	A ₁	A ₀								

0	0	12	0	0	0	1	0	0	1	0	SWRESET	It resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode During operation ,BUSY pad will output high. Note: RAM are unaffected by this command.		
0	0	18	0	0	0	1	1	0	0	0	Temperature Sensor Control	Temperature Sensor Selection A[7:0] = 48h [POR], external temperature sensor A[7:0] = 80h Internal temperature sensor		
0	1		A7	A6	A5	A4	A3	A2	A1	A0				
0	0	1A	0	0	0	1	1	0	1	0	Temperature Sensor Control (Write to temperature register)	Write to temperature register. A[11:0]=7FFh[POR]		
0	1		A11	A10	A9	A8	A7	A6	A5	A4				
0	1		A3	A2	A1	A0	0	0	0	0				
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence The Display Update Sequence Option is located at R22h User should not interrupt this operation to avoid corruption of panel images.		
0	0	21	0	0	1	0	0	0	0	1	Display Update Control 1	RAM content option for Display Update A[7:0]=00h[POR] A[7:4] Red RAM option 0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content A[3:0] BW RAM option 0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content		
0	1		A7	A6	A5	A4	A3	A2	A1	A0				
0	0	22	0	0	1	0	0	0	1	0			Display Update Control 2	Display Update Sequence Option: Enable the stage for Master Activation Setting for LUT from MCU Enable Clock Signal, Then Enable Analog Then PATTERN DISPLAY C7 Then Disable Analog Then Disable OSC Setting for LUT from OTP according to external Temperature Sensor operation Then Enable Analog Then Load LUT 90 Enable Analog Then PATTERN DISPLAY Then Disable Analog Then Disable OSC 47
	1		A7	A6	A5	A4	A3	A2	A1	A0				


0	0	24	0	0	1	0	0	1	0	0	Write RAM (BW)	After this command, data entries will be written into the 1RAM until another command is written. Address pointers will advance accordingly. For Write pixel: Content of write RAM(BW)=1 For Black pixel: Content of write RAM(BW)=0
0	0	26	0	0	1	0	0	1	1	0	Write RAM (RED)	After this command, data entries will be written into the 2 RAM until another command is written. Address pointers will advance accordingly. For RED pixel: Content of write RAM(RED)=1 For White/Black pixel: Content of write RAM(RED)=0
0	0	2C	0	0	1	0	1	1	0	0	Write VCOM register	Set A[7:0]=50h
0	1		A7	A6	A5	A4	A3	A2	A1	A0		
0	0	2D	0	0	1	0	1	1	0	1	OTP Register Read	Read Register stored in OTP: 1. A[7:0]~ B[7:0]: VCOM Information 2. C[7:0]~G[7:0]:Display mode 3. H[7:0]~K[7:0]: Waveform Version [4bytes]
1	1		A7	A6	A5	A4	A3	A2	A1	A0		
1	1		B7	B6	B5	B4	B3	B2	B1	B0		
1	1		C7	C6	C5	C4	C3	C2	C1	C0		
1	1		D7	D6	D5	D4	D3	D2	D1	D0		
1	1		E7	E6	E5	E4	E3	E2	E1	E0		
1	1		F7	F6	F5	F4	F3	F2	F1	F0		
1	1		G7	G6	G5	G4	G3	G2	G1	G0		
1	1		H7	H6	H5	H4	H3	H2	H1	H0		
1	1		I7	I6	I5	I4	I3	I2	I1	I0		
1	1		J7	J6	J5	J4	J3	J2	J1	J0		
1	1		K7	K6	K5	K4	K3	K2	K1	K0		
0	0	2F	0	0	1	0	1	1	1	1		
1	1		0	0	A5	A4	0	0	A1	A0		
0	0	32	0	0	1	1	0	0	1	0	Write LUT	Write LUT register from MCU interface

0	1		A7	A6	A5	A4	A3	A2	A1	A0	register	[105 bytes].		
0	1		B7	B6	B5	B4	B3	B2	B1	B0				
0	1		:	:	:	:	:	:	:	:				
0	1		:	:	:	:	:	:	:	:				
0	1		:	:	:	:	:	:	:	:				
0	0	3A	0	0	1	1	1	0	1	0	Reserved	Reserved		
0	0	3B	0	0	1	1	1	0	1	1	Reserved	Reserved		
0	0	3C	0	0	1	1	1	1	0	0	Border Waveform Control	Select border waveform for VBD A [7:0]=C0h[POR],set VBD as HIZ A [7:6] Select VBD option		
0	1		A ₇	A ₆	A ₅	A ₄	0	0	A ₁	A ₀				
													A[7:6]	Select VBD as
													00	GS Transition Define A[1:0]
													01	Fix Level Define A [5:4]
													10	VCOM
													11[POR]	HIZ
													A [5:4] Fix Level Setting for VBD	
													A[5:4]	VBD level
													00[POR]	VSS
													01	VSH1
													10	VSL
													11	VSH2
											A[1:0]) BW Transition setting for VBD			
											A[1:0]	VBD Transition		
											00 [POR]	LUT0		
											01	LUT1		
											10	LUT2		
											11	LUT3		
0	0	44	0	1	0	0	0	1	0	0	Set RAM X - address Start / End position	Specify the start/end positions of the window address in the X direction by an address unit A[9:0]: XSA[9:0], X Start, POR = 000h B[9:0]: XEA[9:0], X End, POR = 3BFh		
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀				
0	1		-	-	-	-	-	-	A ₉	A ₈				
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀				
0	1		-	-	-	-	-	-	B ₉	B ₈				
0	0	45	0	1	0	0	0	1	0	1	Set Ram Y- address Start / End position	Specify the start/end positions of the window address in the Y direction by an address unit A[9:0]: YSA[9:0], Y Start, POR = 000h B[9:0]: YEA[9:0], Y End, POR = 2A7h		
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀				
0	1		-	-	-	-	-	-	A ₉	A ₈				
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀				
0	1		-	-	-	-	-	-	B ₉	B ₈				
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X address counter	Make initial settings for the RAM X address in the address counter (AC) A[9:0]: 000h[POR]		
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀				
0	1		-	-	-	-	-	-	A ₉	A ₈				
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y address counter	Make initial settings for the RAM Y address in the address counter (AC) A[9:0]: 000h[POR]		
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀				
0	1		-	-	-	-	-	-	A ₉	A ₈				
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀				

8. Block Diagram




9. Typical Application Circuit with SPI Interface



Part Name	Requirements for spare part
C1—C12	0603/0805; X5R/X7R; Voltage Rating: ≥25V
R1、R2	0603/0805; 1% variation, ≥0.05W
D1—D3	MBR0530: 1)Reverse DC Voltage≥30V 2)Io≥500mA 3)Forward voltage ≤430mV
Q1	Si1308EDL: 1)Drain-Source breakdown voltage≥30V 2)Vgs(th)≤1.5V 3)Rds(on)≤400mΩ
L1	refer to NR3015: Io=500mA(max)
P1	24pins,0.5mm pitch

10 Typical Operating Sequence
10.1 LUT from OTP Operation Flow



10.2 OTP Operation Reference Program Code

ACTION	VALUE/DATA	COMMENT
POWER ON		
3v		
delay	10ms	
PIN CONFIG		
RES#	low	Hardware reset
delay	200us	
RES#	high	
delay	200us	
Read busy pin		Wait for busy low
Command 0x12		Software reset
Read busy pin		Wait for busy low
Command 0x0C	Data 0xAE 0xC7 0xC3 0xC0 0x80	Booster Soft-start Control
Command 0x01	Data 0xDF 0x01 0x02	Set display size and driver output control
Command 0x11	Data 0x01	Ram data entry mode
Command 0x44	Data 0x00 0x00 0x1F 0x03	Set Ram X address
Command 0x45	Data 0xDF 0x01 0x00 0x00	Set Ram Y address
Command 0x3C	Data 0x01	Set border
Command 0x18	Data 0x80	
LOAD IMAGE AND UPDATE		
Command 0x4E	Data 0x00 0x00	Set Ram X address counter
Command 0x4F	Data 0xDF 0x01	Set Ram Y address counter
Command 0x24	48000 bytes	Load BW image (800/8*480)
Command 0x22	Data 0xF7	Image update
Command 0x20		
Read busy pin		Wait for busy low
Command 0x10	Data 0X01	Enter deep sleep mode
POWER OFF		

11. Reliability Test

NO	Test items	Test condition
1	Low Temp. Operation	0°C for 240 hrs
2	High Temp. High Humidity Storage	60°C / 80% RH for 240 hrs
3	Thermal Shock	1cycle: -25°C / 30min ~ 60°C / 30min for 100 cycles
4	High Temp. Low Humidity Storage	60°C/35%RH for 240hrs
5	High Temp. High Humidity Operation	40°C/80%RH for 240hrs
6	ESD Gun	Air+/-4KV; Contact+/-2KV Contact+/-2KV(HBMC:100pF;R:1.5k ohm) Contact+/-200V(MMC:200pF;R:0 ohm) (Naked EPD display, including IC and FPC area)
7	Vibration test	Frequency: 10-500Hz Direction: X, Y, Z Duration: 1 hour in each direction
8	Dropping test	The test height is determined by the weight of the test object. Weight ≤20KG, drop height 1000mm Weight ≤50KG, drop height 500mm Weight ≤100KG, drop height 250mm

Note: 1. Stay white pattern for storage and non-operation test.
2. Operation is black → white pattern, the interval is 150s.

12. Quality Assurance

12.1 Environment


Temperature: 23±3°C

Humidity: 55±10%RH


12.2 Illuminance

Brightness:1200~1500LUX;distance:20-30CM;Angle:Relate 45°surround.

12.3 Inspect method




12.4 Display area



12.5 Ghosting test method

Two-color ghosting is measured with following transition from horizontal 2 scale pattern to vertical 2 scale pattern. The listed optical characteristics are only guaranteed under the controller & waveform provided by Good Display.



1) Measurement Instruments: X-rite i1Pro



2) Ghosting formula:

W ghosting: $\Delta L = \text{Max} (\Delta L(W-W, B-W)) - \text{Min} (\Delta L(W-W, B-W))$






K ghosting: $\Delta L = \text{Max} (\Delta L(W-B, B-B)) - \text{Min} (\Delta L(W-B, B-B))$


12.6 Inspection standard

12.6.1 Electric inspection standard

NO.	Item	Standard	Defect level	Method	Scope
1	Display	Clear display、 Display complete、 Display uniform	MA	Visual inspection	Zone A
2	Black/White spots	 $D \leq 0.3\text{mm}$, negligible $0.3\text{mm} < D \leq 0.5\text{mm}$, $N \leq 7$, Allowed $0.5\text{mm} < D \leq 0.7\text{mm}$, $N \leq 1$, Allowed $D > 0.7\text{mm}$, Not Allow	MI	Visual Inspection card	Zone A
3	Black/White lines (No switch)	 $L \leq 2.0\text{mm}, W \leq 0.2\text{mm}$ negligible $2.0\text{mm} < L \leq 8.0\text{mm}$ $0.2\text{mm} < W \leq 0.5\text{mm}$ $N \leq 4$ allowable $L > 8.0\text{mm}, W > 0.5\text{mm}$ is not allowed	MI	Visual Inspection card	Zone A
4	Ghost image	Allowed in switching process	MI	Visual	Zone A
5	Flash dot / Multilateral	Flash points are allowed when switching screens Multilateral colors outside the frame are allowed for fixed screen time	MI	Visual/ Inspection card	Zone A
6	Segmented display	Selection segments are all displayed, and other segments are not displayed after the selection segment.	MA	Visual inspection card	Zone A
7	Short circuit/ Circuit break/ Abnormal Display	Not Allow	MA	Visual	Zone A
8	Corner mura	$X > 1\text{mm}, Y > 1\text{mm}$, not allow 	MI	Visual/Ruler	Zone A

12.6.2 Appearance inspection standard

NO.	Item	Standard	Defect level	Method	Scope
1	B/W spots /Bubble/ Foreign bodies/ Dents	 <p>$D = (L + W) / 2$</p> <p>$D \leq 0.3\text{mm}$, negligible $0.3\text{mm} < D \leq 0.5\text{mm}$, $N \leq 7$, Allowed $0.5\text{mm} < D \leq 0.7\text{mm}$, $N \leq 1$, Allowed $D > 0.7\text{mm}$, Not Allow</p>	MI	Visual/ inspection Card	Zone A
2	Chips/Scratch/ Edge crown	 <p>$X \leq 3\text{mm}, Y \leq 0.5\text{mm}$ t= not counted , and without affecting the electrode , permissible</p>  <p>$X \leq 2\text{mm}$ or $Y \leq 2\text{mm}$ t= not counted.and without affecting the electrode , permissible</p>  <p>$W \leq 0.1\text{mm}, L \leq 5\text{mm}$, without affecting the electrode , $n \leq 2$</p>	MI	Visual / Ruler	Zone A/B
3	TFT Cracks	 <p>Not Allow</p>	MA	Visual / Microscope	Zone A/B
4	Dirty/ foreign body	Allowed if can be removed	MI	Visual / clean cloth	Zone A / B
5	FPC broken/ FPC oxidation / scratch	 <p>Not Allow</p>	MA	Visual / Microscope	Zone B
6	B/W Line	 <p>$L \leq 2.0\text{mm}, W \leq 0.2\text{mm}$ negligible $2.0\text{mm} < L \leq 8.0\text{mm}$ $0.2\text{mm} < W \leq 0.5\text{mm}$ $N \leq 4$ allowable $L > 8.0\text{mm}, W > 0.5\text{mm}$ is not allowed</p>	MI	Visual / Ruler	Zone A

7	TFT edge bulge /TFT chromatic aberration	 TFT edge bulge: $X \leq 3\text{mm}$, $Y \leq 0.3\text{mm}$ Allowed TFT chromatic aberration :Allowed	MI	Visual / Microscope	Zone A/B
8	Electrostatic point	$D \leq 0.3\text{mm}$, negligible $0.3\text{mm} < D \leq 0.5\text{mm}$, $n \leq 4$ allow $D > 0.5\text{mm}$ is not allowed ($n \leq 10$ items are allowed within 5 mm in diameter)	MI	Visual /inspection card	Zone A
9	PCB damaged/ Poor welding/ Curl	PCB (Circuit area) damaged Not Allow PCB Poor welding Not Allow PCB Curl $\leq 1\%$	MA	Visual / Ruler	Zone B
10	Edge glue height/ Edge glue bubble	Edge Adhesives $H \leq \text{PS surface}$ (Including protect film) Edge adhesives overflow onto protect film $\leq 1/2$ FPL to PS Margin width Length excluding Edge adhesives seep in $\leq 1/2$ FPL Margin width Length excluding Edge adhesives bubble: bubble Width $\leq 1/2$ Margin width; Length $\leq 5.0\text{mm}$. $n \leq 5$	MI	Visual / Ruler	Zone B
11	Protect film	Surface scratch but not effect protect function, Allow	MI	Visual	Zone A/B
12	Silicon glue	Thickness $\leq \text{PS surface}$ (With protect film): Full cover the IC; Shape: The width on the FPC $\leq 1.0\text{mm}$ (Front) The width on the FPC $\leq 1.0\text{mm}$ (Back) smooth surface, No obvious raised.	MI	Visual/Ruler	Zone B
13	Warp degree (TFT substrate)	 $t \leq 2.5\text{mm}$	MI	Ruler	Zone B
14	Color difference in COM area (Silver point area)	Allowed	MI	Visual	Zone B
15	Corner and edge damage of FPL	Corner and edge damage $\leq 1/2$ border width 	MI	Visual / Ruler	Zone A

13. Matched Development Kit

Our Development Kit designed for SPI E-paper Display aims to help users to learn how to use E-paper Display more easily. It can refresh black-white E-paper Display, three-color (black, white and red/Yellow) E-paper Display and four-color (black, white, red and yellow) Good Display 's E-paper Display. And it is also added the functions of USB serial port, FLASH chip, font chip, current detection ect.

Development Kit consists of the development board and the pinboard. Supported development platforms include STM32, ESP32, ESP8266, Arduino UNO, etc. More details, please click to the following links:

STM32	https://www.good-display.com/product/219.html
ESP32	https://www.good-display.com/product/338.html
ESP8266	https://www.good-display.com/product/220.html
Arduino UNO	https://www.good-display.com/product/222.html

14. Handling, Safety and Environmental Requirements

WARNING
<p>The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.</p>

CAUTION
<p>The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.</p>
<p>Disassembling the display module can cause permanent damage and invalidate the warranty agreements.</p>

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

Data sheet status	
Product specification	The data sheet contains final product specifications.
Limiting values	
<p>Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device.</p> <p>These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.</p>	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	

Product Environmental certification
RoHS

15. Precautions

- (1) Do not apply pressure to the EPD panel in order to prevent damaging it.
- (2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
- (3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
- (4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
- (5) High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.
- (6) For more precautions, please click on the link:

<https://www.good-display.com/news/80.html>

GOODDISPLAY